Introduction
Ge is of great interest as a candidate channel material for fabricating future CMOS devices due to its high intrinsic carrier mobility. To translate this potential into CMOS devices, a gate-stack with a high-quality interface is essential. One of the attractive interface passivation methods is to grow GeO 2 , which is supposed to be a candidate interlayer (IL) between a gate-insulating film and a Ge substrate.
However, GeO 2 is difficult to integrate into the MOS fabrication process owing to its poor thermal stability and solubility in water. As a good method for solving this problem, our group has proposed the electrical passivation of a Ge surface by an ultrathin SiO 2 /GeO 2 bilayer and achieved high-quality interface.
1) Furthermore, we found that the interface state density (D it ) near the midgap could be decreased from 4×10 11 to 1×10 11 cm -2 eV -1 by combining the bilayer passivation (BLP) with Al postmetallization annealing (Al-PMA).
2) By using these techniques, we fabricated n-and p-MOSFETs on Ge (100) substrates and demonstrated the high electron and hole mobilities of 1097 and 376 cm 2 V -1 s -1 , respectively.
3)
Very recently, our group established TiN-gate Ge MOS fabrication process and investigated the PMA effect. As a result, the PMA at 450°C led to the incorporation of nitrogen atoms into the gate stack, which effectively terminated defects at the SiO 2 /GeO 2 interface and/or in the GeO 2 IL.
4)
Thus, the TiN-gate Ge MOSFET with PMA at 450°C can be expected to enhance the channel mobility.
In this study, we established Ge n-MOSFET fabrication process with a TiN metal gate and investigated the device performance, which showed a high peak electron mobility of 1120 cm 2 V -1 s -1 .
Experimental
We fabricated n-MOSFET using the gate-last process. The substrate used in this study was p-type (100) Ge with a resistivity of 0.35 Ωcm, corresponding to a substrate impurity concentration of 1×10 The gate stack was fabricated using the BLP and subsequent SiO 2 -gate insulator fabrication. The details are also given in Ref. 3. The postdeposition annealing (PDA) was carried out at 550°C for 30 min in N 2 . Note that the physical thickness of GeO 2 was approximately 2 nm after the PDA.
2) A 50-nm-thick TiN was deposited by rf sputtering using a TiN target in Ar ambient. Then, TiN gate electrode area was determined by the patterned photoresist and subsequent wet etching, as shown in Fig. 1(c) , followed by PMA at 450C for 20min in N 2 .
4)
As a final processing shown in Fig. 1(d) , contacts holes were opened on the S/D region, and Al/TiN electrodes were formed on S/D contacts and gate electrodes by the lift-off process. Then, contact annealing was carried out at 350C for 10 min in N 2 . The reason for the use of TiN contact is to form the low contact resistance to n + S/D regions.
5) The EOT (equivalent oxide thickness) of a MOS capacitor in the fabricated n-devices was 42 nm.
Result and Discussion
The current-voltage (I-V) characteristic of the fabricated n + /p junction is shown Fig. 2 , which indicates that a high On/Off ratio of 1.1×10
5 and an ideality factor of n = 1.1 were achieved. However, the leakage current of the junction with TiN contact is somewhat higher than that with Al.
3) This is maybe due to damage during TiN deposition, because the deposition was performed using stronger power of 100 W. A b s t r a c t s o f t h e 2 0 1 1 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , N a g o y a , 2 0 1 1 , p p 8 8 9 -8 From I s -V g and split-CV measurements, the electron mobility was calculated as a function of inversion carrier density (N s ), as shown in Fig. 5 , in which the result without PMA is also shown for a comparison. The peak mobilities with and without PMA were 1124 and 975 cm 2 V -1 s -1 , respectively, which are approximately 1.8 and 1.5 times higher than that of Si n-MOSFET. The mobility for n-MOSFET with PMA shows large mobility enhancement in the low N s range compared with that without PMA. These results suggest that PMA at 450C was effective for decreasing D it so that Coulomb scattering becomes weak in the low N s region, which is consistent with the results in Ref. 4.
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Conclusion
TiN-gate n-MOSFET was fabricated on (100) Ge substrate using the gate last process. The MOSFET showed high On/Off ratio of over 10 5 , and the peak electron mobility was 1120 cm 2 V -1 s -1 . This fact comes from effective termination of defects at the SiO 2 /GeO 2 interface and/or in the GeO 2 IL. 
